Abstract
I. Introduction

1
Flip chip is the dominant technology in high-end electronic packaging due to its 2 high packaging density, high speed, and low costs [1] . In this technology, Si chips are 3 attached to organic substrates by an array of solder bumps. Several heating and 4 cooling cycles (reflow) are required during the fabrication procedure. The mismatch 5 of the coefficients of thermal expansion (CTE) of Si and organic substrate will cause 6 thermal stress in the flip chips during the reflow. This thermal stress is known to 7 induce failure, especially in the solder joints at the corners of the flip chip [2] and it is 8 one of the major factors limiting the reliability of flip chip devices. To reduce the 9 thermal stress, a substrate material having the same CTE as Si is ideal. Flame 10 Retardant 4 (FR-4) is currently widely used as the substrate. Furthermore, underfill 11 has been induced between the Si chip and the organic substrate to improve the 12 mechanical behaviors of the assembly [3] . 13 The residual stresses have been studied both experimentally [4] and theoretically 14 [5, 6, 7] . The FleXus technique used for the measurement of residual stresses by 15 conventional wafer curvature technique requires the wafer to be at least 3 inch in 16 diameter, and therefore can not be employed in our case where the wafer is less than 1 17 cm 2 . To our knowledge, no high spatial resolution measurements of the stress 18 distribution on flip chips with less than 1 cm 2 area are reported in the literature. In 19 this article, we report the bending and stress distribution on a flip chip sample as 20 obtained by using the synchrotron X-ray microdiffraction technique at room 21 temperature (RT), 50, 75 and 100 o C [8, 9, 10] . In this technique, a highly brilliant 22 polychromatic X-ray beam produced by a synchrotron radiation source is focused by a 23 pair of Kirkpatrick-Baez mirrors to micron / submicron size. When the microfocused 24 X-ray beam impinges on a crystalline sample where the grain size is bigger than the 25 the sample is raster-scanned under the microfocused X-ray beam. Laue patterns 3 contain a wealth of information, including phase distribution, crystal orientation, 4 elastic strain / stress, and dislocation densities [11, 12] . The spatial resolution of this 5 technique is only limited by the X-ray spot size and scanning step size. 6 7
II. Experimental
8
The Si flip chip used in this study has an area of about 7.6 mm × 7.6 mm, and a 9 thickness of about 750 m and has the (100) face parallel to the chip surface. The 10 composition of the solder balls is eutectic Sn-Pb, and their dimensions are about 80 11 m (height) by 90 m (contact opening). The trilayer thin films of the under bump 12 metallurgy (UBM) on the chip side are Al (~0.3 m) / Ni (V) (~0.3 m) / Cu (~0.7 13 m). On the substrate side, the bond-pad metal layers are Ni (5 m) / Au (0.05 m). 14 The substrate is a 320 m thick FR-4 board, and the length of its side is 2.7 cm [13] . 15 The flip chip sample was glued on the substrate side to a copper plate, so that the Si 16 chip was on the top. A copper cartridge heater was clamped under the copper plate, 17 as shown in Figure 1 The microdiffraction experiment was conducted on Beamline 12.3.2 at the 23 Advanced Light Source (ALS) in Lawrence Berkeley National Laboratory (LBNL) 24 [14] . The energy range of the X-ray beam on this beamline is about 5 keV to 24 keV. 25 
5
The X-ray beam size was about 1 m 2 at the focal point. The flip chip sample 1 together with the whole heating system was mounted on the sample stage and tilted by 2
45
o with respect to the incident beam [15] . Three cross-lines at the center of the Si 3 chip were scanned each in horizontal and vertical directions with 10 m step size and 4 0.4 sec exposure time as shown schematically by the red dashed lines in Figure 1 (a) . 5
The separation between two neighboring scanning lines in either direction was 2 m. routinely done with X-ray microdiffraction data. Firstly, the precise position of the 6 streaked peaks is ambiguous thus posing a direct limitation on the measurement. 7
Furthermore, the penetrating X-ray beam probes the strain at varying depth levels. 8
From strain theory, the strain distribution along the depth of a bent material is non-9 uniform with the sign of the strain changing across the neutral plane. A strain tensor 10 directly deduced from the diffraction pattern represents a strain average over the 11 whole diffraction volume. Thus, this value tends to be close to zero due to 12 cancellation, since the penetration depth of the X-rays reaches below the neutral plane. 13
There are two possible ways to circumvent this problem: one is to apply three-14 dimensional microdiffraction technique [17, 18, 19, 20, 21] , which directly provides 15 depth resolved strain / stress information. The drawback is a complicated and time-16 consuming experimental and data analysis procedure. The second way offers a 17 simpler alternative by calculating the strain / stress indirectly from the curvature of 18 the Si surface, as shown in this report . 19 While the penetration of the X-rays deep into the sample severely decreases the 20 strain resolution obtained from the diffraction spots, its effect on the relative 21 orientation is negligible. This is because the diffraction volume is uniform over the 22 entire scan range. Any artifact in orientation stemming from the streaked reflections 23 is thus constant over the measured range. Therefore, the relative change of 24 orientation, which is a measure of the curvature of the Si chip remains unaffected. 25 point, the bending angle and bending direction of the entire Si chip can be precisely 3 calculated. 4
The bending direction study showed that the sample is bent along the negative y 5 direction (in sample coordinates) on the left half and along the positive y direction on 6 the right half of the scanning-line (clockwise rotation is defined as positive bending). 7
The total bending of the Si chip is therefore dome-like. This is consistent with the 8 fact that the FR-4 substrate has a much bigger CTE than Si, thus the lower surface of 9 the Si chip will be under compression when cooling down from high temperature. 10
The bending angles at each position along the horizontal scanning lines are 11 averaged over the three lines and shown in Figure 2 (a) as black and red dots for the 12 room temperature (RT) and 50 ºC measurements, respectively. The error bars are 13 deduced from the data scatter of the 3 independent measurements. We find the errors 14 to be very small, which confirms that the sample stage is stable and the data 15 reproducible. Furthermore, the separation among the three scanning lines (4 m) is 16 negligible with respect to the width of the Si chip (7.6 mm), so that the curvature 17 along these lines is identical within the accuracy of the measurements. The bigger 18 errors at 50 o C compared to RT is assumed to be due to temperature fluctuation. The 19 curves seem discontinuous where the bending angles are below the resolution of this 20 technique. The diffraction data collected from the vertical scans were also analyzed 21
and it was found that the bending angles are very similar to the horizontal scans, 22 which means that the bending of the Si chip was axisymmetric (radial symmetric) and 23 the symmetry axis was the center point of the Si chip. Therefore, the two curves 24 shown in Figure 2 where z is the relative height of the Si chip surface. Since the Si chip is dome-shaped, 7 which means the center point is the highest and the edge is the lowest, a negative sign 8 is added in Eqn. (2) . The shapes of the Si chip at RT and 50 o C are shown in Figure 2  9 (b) with black and red curves, respectively. 10
Since the bending is caused by the thermal stress coming from the mismatch of 11 CTE between the Si chip and the FR-4 substrate, and solders and underfill were 12 employed to join the chip and the substrate, we approximate solders, underfill, and 13 FR-4 substrate as a continuous film, allowing Stoney's equation to estimate the local 14 stress on this film [22] . However, some of the assumptions underlying the original 15 Stoney's equation (e.g. that all surviving stress and curvature are spatially uniform 16 over the system surface which is studied) are obviously violated in our case. During 17 the last decades, various modifications of Stoney's equations were derived calculating 18 the residual stress in the bent materials with non-uniform temperature [23] , non-19 uniform film thickness [24, 25] , and non-uniform curvature [26] . In this report we 20 apply the modified Stoney's approach for our non-uniform material. The two 21 surviving components of curvature in our axisymmetric system are expressed by: 
where Y, t, and  are the Young's modulus, thickness, and Poisson's ratio, 5 respectively, the subscripts s and f denote the substrate (Si chip in this case) and the 6 film, 1 ( )
, respectively (A is the area of the chip). The 7 substitution of Eqn (3) into Eqn (4) 
Because the curvature is not spatially uniform over the entire Si surface, in-10 plane shear stress film  exists in the film, as well as the shear stress interface  at the 11 interface of the Si and the film, which are estimated by applying: 12 
Y t d Y t br dr
We notice that similarly to the original Stoney's equation, the average 15 equibiaxial stress in the film is independent of Young's modulus and Poisson's ratio 16 of the film (Eqn 5), but the in-plane shear stress in the film is depending on the 17 mechanical properties of the film materials (Eqn 6 and Eqn 7). We take the Young's 18 modulus for the mixed film equal to the modulus of tin, which is 50 GPa, and the 19
Poisson's ratio equal to 0.5, and we assume the Young's modulus and Poisson's ratio 20 to be constant as a function of temperature, then the components of the stress are 21 estimated and shown in Figure 3 . From Figure 3 (a) , we can see that the film is under 1 tensile stress and stress level at the center is about 40 MPa at RT, while stress at the 2 edge is ~ 5 times lower. When temperature is increased, the tension is greatly relaxed. 3
At 50 o C, the stress at the edge is almost completely relaxed, comparing to half 4 relaxation at the center of the flip chip. Figure 3 (b) shows that the shear stress at the 5 interface of the Si chip and the mixed film is about twice as high as the in-plane shear 6 stress in the mixed film, which indicates a severe reliability concern that the 7 integrated circuits which are deposited on the Si chip are subjected to higher shear 8 stress than the solder joints. Shear stress is also relaxed at enhanced temperature; 9 however, the relaxation rate is much slower than the equibiaxial stress. For example, 10 only 30% of the interface shear stress is relaxed at the edge when the temperature is 11 increased from RT to 50 o C. The estimation of the errors caused by the inaccuracy of 12 curvature measurement and the repeatability of the sample position is found to be 13 smaller than 0.3 % of the calculated values, which indicate that the main errors of this 14 method are not caused by the experimental measurements. 15
The bending was also measured as the flip chip sample was heated to 75 o C and 16 100 o C; however, the bending angle was below the angular resolution (0.01 degree) of 17 the synchrotron X-ray microdiffraction technique since the thermal stress was relaxed 18 at high temperature. As a result, the curvature and the stress distribution on the 19 sample surface couldn't be detected. 20
To estimate the stress resolution by using this technique, we assume the bending 21
angle from the center to the edge of the Si chip to be equal to the orientation 22 resolution, 0.01 degree, and the curvature to be uniform over the entire chip surface, 
